



# **VerificationWorks™ envBuilder**

## *Application Note*

Revision 1.0

### Table of Contents

1	VerificationWorks™ envBuilder .....	4
1.1	Introduction .....	4
1.2	Basic Flow .....	4
1.3	Fully Documented Verification Environment .....	5
2	Supported Methodologies .....	6
2.1	Incorporating incremental changes .....	7
3	Summary .....	7
4	References .....	7
5	Company Background .....	7

## List of Figures

Figure 1-1: Flow for VerificationWorks™ envBuilder .....	4
Figure 1-2: envBuilder Generated Documentation .....	5
Figure 1-3: Browsing envBuilder Generated Code.....	6

# 1 VerificationWorks™ *envBuilder*

## 1.1 Introduction

The VerificationWorks™ Environment Builder (*envBuilder*) software assists verification architects to create and maintain state-of-the-art verification environments based on popular verification methodologies, including UVM [1, 2], OVM [3], or VMM [4]. It provides a rich set of customizable templates that act as executable specifications for the desired verification environment architecture. Such environments can then be deployed efficiently across multiple projects and sites in a consistent manner. Teams can thus get a jumpstart in creating company standard and industry recommended best practices based environments, regardless of their expertise and familiarity with the verification methodologies.

## 1.2 Basic Flow

Figure 1-1 below shows the basic flow for *envBuilder*. Based on a set of customizable specifications of the recommended directory structure, their file contents, and a user specified argument file, *envBuilder* generates a complete verification environment shell. This generated code compiles out of the box with major simulators. The end users then add logic specific to their application. Over the life of the project, users can incrementally add newer components or add methodology updates by rerunning *envBuilder*, which in turn automatically identifies and merges in the related changes wherever possible.

*envBuilder* is invoked as a command line executable with an argument file. The latter contains various parameters such as the names of VIPs being used as well as how many instances of each are to be created at the top-level environment class. As mentioned earlier, *envBuilder* also provides a set of files that act as the base templates for the generated code. These template files are named as *<template\_file\_name.tt>*. There is one template file for each file type to be produced. E.g. *uvm\_env\_sv.tt* is a template file that is used to create the top level class to be derived from *uvm\_env* base class for a UVM testbench.




Figure 1-1: Flow for VerificationWorks™ *envBuilder*

### 1.3 Fully Documented Verification Environment

The generated verification code is fully documented and stays in sync even when the verification engineer keeps adding application specific code. This is possible since the generated code is already instrumented with documentation tags using Doxygen [5]. Figure 1-2 below shows the directory hierarchy of files generated on the left pane, while the right pane shows how the files are included in a graphical fashion.

The screenshot displays a web browser window with the URL `C:\Users\asarkar\Desktop\IPWV\Works\sample_html\index.html`. The browser shows a navigation menu with tabs for 'Main Page', 'Interfaces, Programs, Modules', 'Classes', 'Files', and 'Directories'. The 'Files' tab is active, showing a 'File Reference' section for `sample_env_tb.sv`. This section includes a diagram showing the file's dependencies: `sample_env_tb.sv` includes `sample_env.svh`, which in turn includes `sample_env_pkg.sv`. Below the diagram, there is a 'Classes' section showing a class definition for `sample_env_tb` as an environment class extending `uvm_env`. The footer of the page contains copyright information for Paradigm Works, Inc. (2008-2010) and Doxygen version information (1.7.1).

Figure 1-2: envBuilder Generated Documentation

By clicking on the appropriate links, the user can browse the generated code as shown in Figure 1-3 below.




Figure 1-3: Browsing envBuilder Generated Code.

## 2 Supported Methodologies

envBuilder supports major verification methodologies such as UVM, OVM, or VMM. The verification architecture generated for each of these methodologies is specified as a collection of template files. Note that these templates and hence the generated output can be tweaked or completely replaced to support any methodology. These template files are collected as a directory, typically named after the methodology being followed. For example, the templates needed to generate a UVM1.0 compliant environment can be found in < installation directory >/templates/uvmm\_1\_0\_dir directory. Users can create their own template directories containing their company and/or project specific definitions. The template language being used in these files is powerful and well documented enabling users to easily customize their adopted methodology.

Following are some sample template files that can be used as is or customized further. Note that <METH> stands for OVM/UVM/VMM.

- <METH>\_proj\_cfg\_sv.tt      Project DUT configuration class
- <METH>\_proj\_env\_cfg\_sv.tt    Project configuration class, including DUT and environment
- <METH>\_vip\_if\_sv.tt          VIP specific interface
- <METH>\_vip\_mon\_sv.tt        VIP specific monitor
- <METH>\_vip\_cfg\_sv.tt        VIP specific configuration
- <METH>\_vip\_drv\_sv.tt        VIP specific driver
- <METH>\_vip\_checker\_sv.tt    VIP specific checker
- <METH>\_vip\_sv.tt            Top level VIP code

- <METH>\_vip\_src\_list.tt      VIP specific build file
- <METH>\_sample\_test\_sv.tt    Sample test
- <METH>\_env\_sv.tt            Environment
- <METH>\_top\_sv.tt            top.sv file in each environment
- <METH>\_env\_list.tt          Build file for env dir

## 2.1 Incorporating incremental changes

One of the key features of *envBuilder* is that it can incorporate updates to the templates into an existing environment. Since an environment may need to be continuously updated as a project progresses, a merge option is provided to add new components or incorporate any changes to the templates themselves. The user just points to the new template location, and *envBuilder* automatically identifies the changes (and updates if the option is selected) required in an existing verification environment. This is an important feature, with the templates acting as an executable specification of the verification environment that can be continuously maintained throughout the life of a project and beyond.

## 3 Summary

VerificationWorks™ *envBuilder* enables efficient and consistent creation of verification environments that follow popular methodologies and industry recommended practices. By providing a template driven solution to creating environments, verification and design engineers with a minimal amount of SystemVerilog or verification methodology experience can quickly contribute to the verification environment. Changes to the environment are also supported via automation, eliminating the time and risk associated with what can be cumbersome and error prone hand edits. Lastly, *envBuilder* is especially useful for teams with varying levels of experience and/or geographically distinct locations. Often the high level verification expertise within a team resides with just a few individuals, and VerificationWorks™ *envBuilder* enables these individuals to capture and propagate their expertise as an executable specification, in a scalable manner.

## 4 References

- [1] Accellera VIP Technical Subcommittee. <http://www.accellera.org/activities/vip>
- [2] UVM World. <http://www.uvmworld.org/contributions.php>
- [3] OVM World. <http://www.ovmworld.org/contributions.php>
- [4] VMM Central. <http://www.vmmcentral.org/systemverilog.html>
- [5] Doxygen. <http://www.doxygen.org>

## 5 Company Background

Paradigm Works is a leading chip design and verification services company. The company is recognized for engineering excellence, integrity in business, and overall productivity and cost effectiveness.

We provide expert consultants and contractors both on site and offshore to assist in complex chip developments. We offer world class domain expertise (PCI Express, USB, Ethernet), application knowledge (Networking, Computing, Storage, Wireless), and leverage Paradigm Works suite of productivity accelerator software (VerificationWorks™, ReleaseWorks®, and SystemVerilog FrameWorks™) to help clients bring their innovations to market as quickly as possible.

For more information on Paradigm Works products and services call 978-824-1400 or see our web site at [www.paradigm-works.com](http://www.paradigm-works.com).